

A FLEXIBLE ACCUMULATOR IN  
DIGITAL SIGNAL PROCESSING CIRCUITRY

[0071] A multiplier-accumulator (MAC) block can be  
programmed to operate in one or more modes. When the  
5 MAC block implements at least one multiply-and-  
accumulate operation, the accumulator value can be  
zeroed without introducing clock latency or initialized  
in one clock cycle. To zero the accumulator value, the  
most significant bits (MSBs) of data representing zero  
10 can be input to the MAC block and sent directly to the  
add-subtract-accumulate unit. Alternatively, dedicated  
configuration bits can be set to clear the contents of  
a pipeline register for input to the add-subtract-  
accumulate unit. The least significant bits (LSBs) can  
15 be tied to ground and sent along the feedback path. To  
initialize the accumulator value, the MSBs of the  
initialization value can be input to the MAC block and  
sent directly to the add-subtract-accumulate unit. The  
LSBs can be sent to another multiplier that performs a  
20 multiply-by-one operation before being sent to the add-  
subtract-accumulate unit.